TPT
Total:
$0.00
Computer Science - Computer Hardware - Teaching PowerPoints
Computer Science - Computer Hardware - Teaching PowerPoints
Computer Science - Computer Hardware - Teaching PowerPoints
Computer Science - Computer Hardware - Teaching PowerPoints
Computer Science - Computer Hardware - Teaching PowerPoints
Computer Science - Computer Hardware - Teaching PowerPoints
Computer Science - Computer Hardware - Teaching PowerPoints
Computer Science - Computer Hardware - Teaching PowerPoints
Share

Description

These adaptable PowerPoint Presentations can be used by the teacher in class to guide students through the topic - Computer Hardware, or they can be used by the students independently. The resources includes 58 Slides that cover:

•Purpose of the Central Processing Unit (CPU)

•Components of the CPU – Control Unit, Registers, Arithmetic and Logic Unit inc. Von Neumann Architecture

•Fetch Decode Execute Cycle

•CPU Performance

•Embedded Systems

Report this resource to TPT
Reported resources will be reviewed by our team. Report this resource to let us know if this resource violates TPT's content guidelines.

Computer Science - Computer Hardware - Teaching PowerPoints

Edulito
78 Followers
$2.90

Highlights

Digital downloads
Grades icon
Grades
9th - 10th
Pages
58
Answer Key
Included
Teaching Duration
2 hours

Save even more with bundles

These adaptable PowerPoint Presentations can be used by the teacher in class to guide students through all aspects of Computer Science teaching or they can be used by the students independently. The resources includes 779 Slides that cover:Boolean LogicRepresentation of Characters, Image and Sound C
Price $34.00Original Price $38.95Save $4.95
16

Description

These adaptable PowerPoint Presentations can be used by the teacher in class to guide students through the topic - Computer Hardware, or they can be used by the students independently. The resources includes 58 Slides that cover:

•Purpose of the Central Processing Unit (CPU)

•Components of the CPU – Control Unit, Registers, Arithmetic and Logic Unit inc. Von Neumann Architecture

•Fetch Decode Execute Cycle

•CPU Performance

•Embedded Systems

Report this resource to TPT
Reported resources will be reviewed by our team. Report this resource to let us know if this resource violates TPT's content guidelines.

Reviews

This product has not yet been rated.
Rated 0 out of 5

Questions & Answers

Loading
Loading